首页|嵌入式系统|显示技术|模拟IC/电源|元件与制造|其他IC/制程|消费类电子|无线/通信|汽车电子|工业控制|医疗电子|测试测量
首页 > 分享下载 > 嵌入式系统 > 通过HSP45116的管道延迟

通过HSP45116的管道延迟

资料介绍
通过HSP45116的管道延迟
TM
Pipeline Delay Through the HSP45116

Technical Brief April 1998 TB316.1



The following Timing Diagrams show the pipeline delays change. The delay is shown as a number of clock cycles,
through the HSP45116 NCOM from the time that data is with no attempt made to accurately represent the setup and
applied to the inputs until the outputs are affected by the hold times or the clock to output delays.
itle
B31
CLK CLK
b-
通过HSP45116的管道延迟
本地下载

评论