最新的6233D+DSP(SP5369)的参考设计原理图

MTK6223D+SP5369 Reference Design1

2

3

4

5

6

11/11/2009

A DSP_INT CAM_PWDN USB_PWR_EN

A

Memory
P0U10D11 D11 EINT3/BE/GPIO43_U P0U10C11 C11 EINT2/MIRQ/BT/GPIO42_UP0U10B11 B11 EINT1P0U10D12 D12 EINT0

C12 B12 A12 C13 B13

P0U10U1 U1 SYSCLK P0U10T8 T8 /SYSRST P0U10T14 T14 WATCHDOG/GPIO29

A13 B14 A14 B15 A15

J10

R7 P7

MT6223*

P0U10J10

GPIO41/KROW0 P0U10B12 GPIO40/KROW1 P0U10A12 GPIO39/KROW2 P0U10C13 GPIO38/KROW3 P0U10B13 GPIO37/KROW4

TESTMODE

ALERTER/GPIO24_D P0U10P7 PWM/GPIO25_D

KCOL0/GPIO36_U P0U10B14 KCOL1/GPIO35_U P0U10A14 KCOL2/GPIO34_U P0U10B15 KCOL3/GPIO33_U P0U10A15 KCOL4/GPIO32_U

P0U10C12

P0U10A13

P0U10R7

A10 P0U10A10 XOUT A11 P0U10A11 XIN B U8 P0U10U8 JRTCK R8 P0U10R8 EINT4/JTRST/GPIO26_D U9P0U10U9 JTCK P8 P0U10P8 EINT5/JTDI/GPIO27_U T9 P0U10T9 EINT6/JTMS/GPIO28_U R9P0U10R9 JTDO

UTXD1/GPIO44_U