首页|嵌入式系统|显示技术|模拟IC/电源|元件与制造|其他IC/制程|消费类电子|无线/通信|汽车电子|工业控制|医疗电子|测试测量
首页 > 分享下载 > 嵌入式系统 > 一个设计高速度XC9500XV的规划

一个设计高速度XC9500XV的规划

资料介绍
一个设计高速度XC9500XV的规划
Application Note: CPLD

R
Planning for High Speed XC9500XV
Designs
XAPP361 (v1.0) August 8, 2001


Summary CPLD design has advanced significantly beyond that of fast PAL design. Today's CPLDs must
operate in systems that include microprocessors, memories, I/O devices, buses, multiple
power supplies and multiple frequency clocks. The actual logic design is frequently minor with
标签:xilinxfpga
一个设计高速度XC9500XV的规划
本地下载

评论