Using System Generator for Systematic HDL Deisng, Verification, and Validation

Using System Generator for Systematic HDL Deisng, Verification, and Validation
White Paper: Xilinx System Generator

R




WP283 (v1.0) January 17, 2008



Using System Generator for
Systematic HDL Design,
Verification, and Validation
By: Justin Delva, Adrian Chirila-Rus, Ben Chan, Shay Seng



Xilinx System Generator [Ref 1] is a MATLAB
Simulink blockset that facilitates the design and
targeting of Xilinx FPGAs. Within the MATLAB