首页|嵌入式系统|显示技术|模拟IC/电源|元件与制造|其他IC/制程|消费类电子|无线/通信|汽车电子|工业控制|医疗电子|测试测量
首页 > 分享下载 > 嵌入式系统 > Viterbi Decoder Block Decoding - Trellis Termination and Tail Biting

Viterbi Decoder Block Decoding - Trellis Termination and Tail Biting

资料介绍
Viterbi Decoder Block Decoding - Trellis Termination and Tail Biting
Application Note: All Virtex and Spartan FPGA Families

Viterbi Decoder Block Decoding - Trellis
Termination and Tail Biting
Author: Michael Francis
XAPP551 (v2.0) July 30, 2010


Summary Many digital communication standards employ convolution coding as a means of forward error
correction (FEC). Data encoded in this way generally is decoded with a Viterbi decoder, which
operates by constructi
标签:xilinxfpga
Viterbi Decoder Block Decoding - Trellis Termination and Tail Biting
本地下载

评论