首页|嵌入式系统|显示技术|模拟IC/电源|元件与制造|其他IC/制程|消费类电子|无线/通信|汽车电子|工业控制|医疗电子|测试测量
首页 > 分享下载 > 嵌入式系统 > TAU/BLAST Support in 2.1i

TAU/BLAST Support in 2.1i

资料介绍
TAU/BLAST Support in 2.1i
APPLICATION NOTE
TAU/BLAST Support in 2.1i

XAPP166 August 9, 1999 (Version 1.0) Application Note

Summary
The Xilinx 2.1I development system adds Stamp Model Generation. This feature supports the use of
board level Static Timing Analysis tools, such as Mentor Graphics' Tau and Viewlogic's Blast. With these
tools, users of Xilinx programmable logic products can accelerate board level design verification.


TAU/BLAST Support in 2.1i
For FPGA families, the Xilinx 2.1i program trce has the ability to produce STAMP files that will be used
to pass the timing data about the Xilinx FPGA to Tau/Blast. By default tr
标签:xilinxcpld
TAU/BLAST Support in 2.1i
本地下载

评论