资料介绍
ISAISA Bus Timing Diagrams
SBS’s ISA bus timing diagrams are derived from diagrams in the IEEE
P996 draft specification which were, in turn, derived from the timing of
the original IBM AT computer.
Please note that the IEEE P996 draft specification was never completed
by the IEEE and is not an IEEE approved spec. Also, the “latest” IEEE
draft is known to contain errors. In the absence of an approved IEEE
specification, manufacturers of PC chip sets attempt to meet a “consensus”
ISA bus standard. This has resulted in minor variations in signal
interpretation and timing among the various PC chipset vendors. For this
reason, SBS recommends that designers of interfaces to the ISA bus use
the minimum number of bus signals needed to perform a required
function (e.g. chip selection or signal sync
我要上传