Introduction
Overview
The Device Under Test (D.U.T.)
The Test Bench
Instantiations
Reg and Wire Declarations
Initial and Always Blocks
Assign Statements
Printing during Simulations
Tasks
Count16 Simulation Example
Count16 Simulation
Gate Level Simulations
Appendix A- The count16.v Verilog Source File
Appendix B- The cnt16_tb.v Verilog Test Bench Source File
我要上传