ESD: Design and Synthesis
Steven H. Voldman
Hardcover: 290 pages
Publisher: Wiley; 1 edition (May 16, 2011)
Language: English
ISBN-10: 0470685719
ISBN-13: 978-0470685716
Product Dimensions: 9.8 x 6.8 x 0.9 inches
Book Description
Electrostatic discharge (ESD) continues to impact semiconductor components and systems as technologies scale from micro- to nano-electronics. This book studies electrical overstress, ESD, and latchup from a whole-chip ESD design synthesis approach. It provides a clear insight into the integration of ESD protection networks from a generalist perspective, followed by examples in specific technologies, circuits, and chips. Uniquely both the semiconductor chip integration issues and floorplanning of ESD networks are covered from a ‘top-down' design approach. Look inside for extensive coverage on:
integration of cores, power bussing, and signal pins in DRAM, SRAM, CMOS image processing chips, microprocessors, analog products, RF components and how the integration influences ESD design and integration
architecturing of mixed voltage, mixed signal, to RF design for ESD analysis
floorplanning for peripheral and core I/O designs, and the implications on ESD and latchup
guard ring integration for both a ‘bottom-up' and ‘top-down' methodology addressing I/O guard rings, ESD guard rings, I/O to I/O, and I/O to core
classification of ESD power clamps and ESD signal pin circuitry, and how to make the correct choice for a given semiconductor chip
examples of ESD design for the state-of-the-art technologies discussed, including CMOS, BiCMOS, silicon on insulator (SOI), bipolar technology, high voltage CMOS (HVCMOS), RF CMOS, and smart power
practical methods for the understanding of ESD circuit power distribution, ground rule development, internal bus distribution, current path analysis, quality metrics
ESD: Design and Synthesis is a continuation of the author's series of books on ESD protection.
It is an essential reference for: ESD, circuit, and semiconductor engineers; design synthesis team leaders; layout design, characterisation, floorplanning, test and reliability engineers; technicians; and groundrule and test site developers in the manufacturing and design of semiconductor chips.
It is also useful for graduate and undergraduate students in electrical engineering, semiconductor sciences, and manufacturing sciences, and on courses involving the design of ESD devices, chips and systems. This book offers a useful insight into the issues that confront modern technology as we enter the nano-electronic era.
Most Helpful Customer Reviews
5.0 out of 5 stars
A GREAT book on ESD design and synthesis. Highly recommended!, May 22, 2011
This is another great book in the ESD book series by Dr. S. Voldman. It covers the most up to date materials by the publication time. It is very well-written and well-organized. I find this book particularly valuable for the following reasons. The book focuses is on chip level design issues and provides architectural perspectives, while covering ESD design techniques and methodologies comprehensively. Readers can gain important circuit and chip design insights in addition to ESD knowledge. The approaches covered in this book are portable to a variety of technologies and applications. This makes one's study very efficient. Floor planning and power grid chapters provide practical guidance while the presentation is very rigorous. Like other books in this series, there are many examples which can be used directly in one's own design. Power clamp, signal pad and guard ring chapters cover the most important issues and techniques in designing these key elements to ensure the on-chip ESD and latchup robustness. Also importantly, there are many sections focusing on how to adopt ESD design techniques in modern CAD-enabled design. Even some p-cell codes are included in Chapter 6. I highly recommend this book to all IC circuit, system designers and ESD, reliability engineers.
我要上传