首页|嵌入式系统|显示技术|模拟IC/电源|元件与制造|其他IC/制程|消费类电子|无线/通信|汽车电子|工业控制|医疗电子|测试测量
首页 > 分享下载 > 嵌入式系统 > Using Jam STAPL for ISP via an Embedded Processor

Using Jam STAPL for ISP via an Embedded Processor

资料介绍
    Advances in programmable logic devices (PLDs) have enabled innovative in-system programmability (ISP) feature. The Jam?Standard Test and Programming Language (STAPL), JEDEC standard JESD-71, is compatible with all current PLDs that offer ISP via Joint Test Action Group (JTAG), providing a software-level, vendor-independent standard
for in-system programming and configuration.
标签:JamSTAPLISPPLD
Using Jam STAPL for ISP via an Embedded Processor
本地下载

评论

york_feng· 2014-01-23 10:42:05
多谢分享!