首页|嵌入式系统|显示技术|模拟IC/电源|元件与制造|其他IC/制程|消费类电子|无线/通信|汽车电子|工业控制|医疗电子|测试测量
首页 > 分享下载 > 常用文档 > EDA,Danny Mok,Altera HK FAE, 1997

EDA,Danny Mok,Altera HK FAE, 1997

资料介绍
Mainly use Combinational Logic to do the decoding Address decoder
Fifo/Ram Read or Write pulse.
The output logic does not have any relationship with any clocking signal.
Usually the Decoding Glitch can be monitored at the output signal.
标签:AsynchronousCircuitDesignFunctionalSimulationASICFPGACPLD
EDA,Danny Mok,Altera HK FAE, 1997
本地下载

评论