通过HSP45106管道延迟

通过HSP45106管道延迟

TM
Pipeline Delay Through the HSP45106

Technical Brief January 1994 TB317



The following Timing Diagrams show the pipeline delays change. The delay is shown as a number of clock cycles,
through the HSP45106 NCO16 from the time that data is with no attempt made to accurately represent the setup and
applied to the inputs until the outputs are affected by the hold times or the clock to output delays.




CLK


CS

WRITE WRITE