首页|嵌入式系统|显示技术|模拟IC/电源|元件与制造|其他IC/制程|消费类电子|无线/通信|汽车电子|工业控制|医疗电子|测试测量
首页 > 分享下载 > 嵌入式系统 > 为您的Altera FPGA设计选择正确的调试方法

为您的Altera FPGA设计选择正确的调试方法

资料介绍
泰克、First Silicon Solutions(FS2)和Altera联手推出了一种功能强大的解决方案,可以迅速发现并排除各种故障,即使是最棘手复杂的故障也不例外。
Application Note




Select the Correct Debug
Methodology for Your Altera
FPGA Design
Introduction
FPGA technology is advancing at an extremely fast rate. Density and performance
mean devices can truly claim to fit in to the heart of the system. The largest
Stratix III devices from Altera now have up to 340,000 logic elements, 16 Mbits
of memory and 760 18x18 multipliers. These are complemented with phase lock
loops and high-speed I/O capable of supporting the latest memory interfaces or
newest serial protocols.
Select the Correct Debug Methodology for Your Altera FPGA Design
Application Note


Traditionally, device debug was relatively simple as it was emulators to complete. This type of requirement is necessary
possible to
标签:TekTronixAlteraFPGA
为您的Altera FPGA设计选择正确的调试方法
本地下载

评论