Timing Considerations with Verilog-Based Designs
This tutorial describes how Altera’s Quartus R II software deals with the timing issues in designs based on the Verilog hardware description language. It discusses the various timing parameters and explains how specific timing constraints may be set by the user.
Contents:
Example Circuit
Timing Analyzer Report
Specifying the Timing Constraints
Timing Simulation
我要上传