首页|嵌入式系统|显示技术|模拟IC/电源|元件与制造|其他IC/制程|消费类电子|无线/通信|汽车电子|工业控制|医疗电子|测试测量
首页 > 分享下载 > 模拟IC/电源 > Skew Margin Measurement for 4-Channel (3 Data Channels Plus Clock Channel) LVDS Serializers/Deserialzers

Skew Margin Measurement for 4-Channel (3 Data Channels Plus Clock Channel) LVDS Serializers/Deserialzers

资料介绍
Measuring receiver skew margin is a practical way to determine the jitter tolerance of multiple-input-channel LVDS deserializers like the MAX9209/MAX9222 parts. Although receiver skew margin has been defined and explained in the literature, no comprehensive measurement technique has yet been demonstrated. This application note shows a step-by-step method for measuring skew margin. Following this approach, you can clarify the specification and definition of skew margin in the data sheets for these 4-channel SerDes devices.
Skew Margin Measurement for 4-Channel (3 Data Channels Plus Clock Channel) LVDS Serializers/Deserialzers
本地下载

评论