首页|嵌入式系统|显示技术|模拟IC/电源|元件与制造|其他IC/制程|消费类电子|无线/通信|汽车电子|工业控制|医疗电子|测试测量
首页 > 分享下载 > 嵌入式系统 > 最大限度地减少外部电阻电位器载入

最大限度地减少外部电阻电位器载入

资料介绍
摘要:本文讨论了如何改善线性度(由于雨刷加载)和中档的VCO控制应用中的数字电位器的频率响应,由H和W的增加一个外部电阻

Maxim > Design support > App notes > Digital Potentiometers > APP 2095
Maxim > Design support > App notes > General Engineering Topics > APP 2095

Keywords: digital pot, digital potentiometers, linear digital pots, digipots, VCO control, potentiometer

Jun 02, 2003
APPLICATION NOTE 2095
External Resistor Minimizes Digipot Loading
By: Leo Sahlsten

Abstract: This article discusses how to improve linearity (due to loading of the wiper) and mid-range frequency response of a digital
potentiometer in VCO control applications by adding a single external resistor between H and W.

Digital potentiometer ICs (digital pots, or digipots) are convenient for controlling voltage-c
标签:MaximdigitalpotdigitalpotentiometerslineardigitalpotsdigipotsVCOcontrolpotentiometer
最大限度地减少外部电阻电位器载入
本地下载

评论