首页|嵌入式系统|显示技术|模拟IC/电源|元件与制造|其他IC/制程|消费类电子|无线/通信|汽车电子|工业控制|医疗电子|测试测量
首页 > 分享下载 > 嵌入式系统 > 【应用笔记】在Stratix和Stratix GX器件中实现时钟切换(Implementing Clock Switchover in Stratix & Stratix GX Devices)

【应用笔记】在Stratix和Stratix GX器件中实现时钟切换(Implementing Clock Switchover in Stratix & Stratix GX Devices)

资料介绍
【应用笔记】在Stratix和Stratix GX器件中实现时钟切换(Implementing Clock Switchover in Stratix & Stratix GX Devices)
时钟切换功能允许PLL在两个参考输入时钟之间进行切换。
The clock switchover feature allows the PLL to switch between two
reference input clocks. Designers can use this feature for clock
redundancy or for a dual clock domain application such as in a system
where the system can turn on the redundant clock if the primary clock
stops running. The clock switchover circuitry can perform clock
switchover automatically, when the clock is no longer toggling, or based
on a user control signal.
Implementing Clock
Switchover in
Stratix & Stratix GX Devices
January 2004, 1.0 Application Note



Introduction The clock switchover feature allows the PLL to switch between two
reference input clocks. Designers can use this feature for clock
redundancy or for a dual clock domain application such as in a system
where the system can turn on the redundant clock if the primary clock
stops running. The clock switchover circuitry can perform clock
switchover automatically, when the ……
标签:AlteraFPGAStratixStratixGXPLLclockswitchover
【应用笔记】在Stratix和Stratix GX器件中实现时钟切换(Implementing Clock Switchover in Stratix & Stratix GX Devices)
本地下载

评论