首页|嵌入式系统|显示技术|模拟IC/电源|元件与制造|其他IC/制程|消费类电子|无线/通信|汽车电子|工业控制|医疗电子|测试测量
首页 > 分享下载 > 嵌入式系统 > 【应用笔记】使用FPGA为TI TMS320C6000做外设扩展与协处理器(FPGA Peripheral Expansion & FPGA Co-Processing with a TI TMS320C6000)

【应用笔记】使用FPGA为TI TMS320C6000做外设扩展与协处理器(FPGA Peripheral Expansion & FPGA Co-Processing with a TI TMS320C6000)

资料介绍
【应用笔记】使用FPGA为TI TMS320C6000做外设扩展与协处理器(FPGA Peripheral Expansion & FPGA Co-Processing with a TI TMS320C6000)
本应用笔记描述了外设和协处理器如何添加到德州仪器(Texas Instrument,TI)的TMS320C6000系列数字信号处理器件中去。
This application note describes how peripherals and co-processors can be
added to Texas Instrument’s (TI’s) TMS320C6000 family of digital signal
processing (DSP) devices. The hardware interface is a connection
between TI's external memory interface (EMIF) and a first-in first-out
(FIFO) buffer. In the Altera? Ateme EMIF reference design, a fast Fourier
transform (FFT) co-processor and an LED peripheral provide examples of
how a system can be developed using Altera development tools and
architecture elements. The architecture provides flexibility to allow many
types of peripherals and co-processors. The concept is demonstrated on
Ateme's DMDK642 development board, which features a TI DM642
digital media processor and an Altera EP1C20 Cyclone? FPGA.
FPGA Peripheral Expansion &
FPGA Co-Processing
with a TI TMS320C6000
July 2004, ver 1.0 Application Note 352



Introduction This application note describes how peripherals and co-processors can be
added to Texas Instrument’s (TI’s) TMS320C6000 family of digital signal
processing (DSP) devices. The hardware interface is a connection
between TI's external memory interface (EMIF) and a first-in first-out
(FIFO) buffer. In the Altera Ateme EMIF reference design, a fas
【应用笔记】使用FPGA为TI TMS320C6000做外设扩展与协处理器(FPGA Peripheral Expansion & FPGA Co-Processing with a TI TMS320C6000)
本地下载

评论