首页|嵌入式系统|显示技术|模拟IC/电源|元件与制造|其他IC/制程|消费类电子|无线/通信|汽车电子|工业控制|医疗电子|测试测量
首页 > 分享下载 > 嵌入式系统 > 【应用笔记】Stratix III设计指南(Stratix III Design Guidelines)

【应用笔记】Stratix III设计指南(Stratix III Design Guidelines)

资料介绍
【应用笔记】Stratix III设计指南(Stratix III Design Guidelines)
Stratix III器件为在工业及低静态和动态电能消耗中,提供了高速核心性能和最好的信号完整性的高速I/O。该类器件还提供了不断增长的逻辑密度,因此

你可以更多你的产品来缩减成本和PCB空间。
Stratix® III devices are engineered for high-speed core performance and
high-speed I/O with the best signal integrity in the industry, combined
with low-static and dynamic-power consumption. The devices also offer
increased logic density, so you can integrate more of your product to
reduce cost and board space.
Stratix III Design Guidelines


May 2008, version 1.1 Application Note 469



Introduction Stratix III devices are engineered for high-speed core performance and
high-speed I/O with the best signal integrity in the industry, combined
with low-static and dynamic-power consumption. The devices also offer
increased logic density, so you can integrate more of your product to
reduce cost and board space.

It is important to follow Altera recommendations throughout the design
标签:AlteraFPGAStratixIII
【应用笔记】Stratix III设计指南(Stratix III Design Guidelines)
本地下载

评论