首页|嵌入式系统|显示技术|模拟IC/电源|元件与制造|其他IC/制程|消费类电子|无线/通信|汽车电子|工业控制|医疗电子|测试测量
首页 > 分享下载 > 嵌入式系统 > 【应用手册】Stratix II GX 10GbE Loopback Reference Design

【应用手册】Stratix II GX 10GbE Loopback Reference Design

资料介绍
【应用手册】Stratix II GX 10GbE Loopback Reference Design
The Altera® Stratix® II GX 10 Gigabit Ethernet (10GbE) loopback reference design provides a
sample design that demonstrates wire-speed operation of the 10GbE reference design
described in AN516: 10-Gbps Ethernet Reference Design. The loopback reference design is an
SOPC Builder system that includes two instances of the custom 10GbE component from the
earlier reference design and a 10 Gigabit Attachment Unit Interface (XAUI) transceiver for
each. This design provides a general platform on which you can control, test, and monitor
10GbE operations.
Stratix II GX 10GbE Loopback
Reference Design

October 2009 AN-561-1.1




Introduction
The Altera Stratix II GX 10 Gigabit Ethernet (10GbE) loopback reference design provides a
sample design that demonstrates wire-speed operation of the 10GbE reference design
described in AN516: 10-Gbps Ethernet Reference Design. The loopback reference design is an
SOPC Builder system that includes two instances of the custom 10GbE component from the
earlier reference design and a 10 Gig
标签:AlteraFPGAStratixIIGX10GbELoopback
【应用手册】Stratix II GX 10GbE Loopback Reference Design
本地下载

评论