首页|嵌入式系统|显示技术|模拟IC/电源|元件与制造|其他IC/制程|消费类电子|无线/通信|汽车电子|工业控制|医疗电子|测试测量
首页 > 分享下载 > 嵌入式系统 > 【应用手册】Implementing Double Data Rate I/O Signaling in Cyclone Devices

【应用手册】Implementing Double Data Rate I/O Signaling in Cyclone Devices

资料介绍
【应用手册】Implementing Double Data Rate I/O Signaling in Cyclone Devices
Double data rate (DDR) transmission is used in many applications where
fast data transmission is needed, such as memory access and first-in
first-out (FIFO) memory structures. DDR uses both edges of a clock to
transmit data, which facilitates data transmission at twice the rate of a
single data rate (SDR) architecture using the same clock speed. This
method also reduces the number of I/O pins required to transmit data.
10. Implementing Double
Data Rate I/O Signaling in
Cyclone Devices
C51010-1.2




Introduction Double data rate (DDR) transmission is used in many applications where
fast data transmission is needed, such as memory access and first-in
first-out (FIFO) memory structures. DDR uses both edges of a clock to
transmit data, which facilitates data transmission at twice the rate of a
single data rate (SDR) architecture using the same clock speed. This
method also reduces the nu……
标签:AlteraFPGACylconeDDR
【应用手册】Implementing Double Data Rate I/O Signaling in Cyclone Devices
本地下载

评论