首页|嵌入式系统|显示技术|模拟IC/电源|元件与制造|其他IC/制程|消费类电子|无线/通信|汽车电子|工业控制|医疗电子|测试测量
首页 > 分享下载 > 测试测量 > Verification of USB Software Stack in a Development System using slower than standard clock timing (USB Slow Clock Option)

Verification of USB Software Stack in a Development System using slower than standard clock timing (USB Slow Clock Option)

资料介绍
Verification of USB Software Stack in a Development System using slower than standard clock timing (USB Slow Clock Option)
T E C H N I C A L B R I E F

Verification of USB Software Stack in a Development System
(USB Slow Clock Option)
Matthew Dunn
LeCroy PSG
Introduction Depending on the type of traffic being
generated (High, Full, Low) we can divide the
When developing a USB software stack which
development system’s bit clock into the
is to be embedded in an FPGA or ASIC, it is
Verification of USB Software Stack in a Development System using slower than standard clock timing (USB Slow Clock Option)
本地下载

评论