首页|嵌入式系统|显示技术|模拟IC/电源|元件与制造|其他IC/制程|消费类电子|无线/通信|汽车电子|工业控制|医疗电子|测试测量
首页 > 分享下载 > 元件与制造 > 74LS256.pdf

74LS256.pdf

资料介绍
74LS256.pdf
54LS256 DM74LS256 Dual 4-Bit Addressable Latch
June 1989




54LS256 DM74LS256
Dual 4-Bit Addressable Latch
General Description
The ’LS256 is a dual 4-bit addressable latch with common could impose a transient wrong address Therefore this
control inputs these include two Address inputs (A0 A1) should be done only while in the memory mode (E e CL e
an active LOW enable input (E) and an active LOW Clear HIGH)
input (CL) Each latch has a Data input (D) and four outpu……
标签:7474ls256
74LS256.pdf
本地下载

评论