首页|嵌入式系统|显示技术|模拟IC/电源|元件与制造|其他IC/制程|消费类电子|无线/通信|汽车电子|工业控制|医疗电子|测试测量
首页 > 分享下载 > 常用文档 > 触发器_

触发器_

资料介绍
触发器_
Homework_6
The input signals shown in Fig. 1 are applied to the
master-slave JK flip-flop of Fig. 2 when initially in its
0-state. Sketch the QM and QS output signals.
Assume all timing constraints are satisfied.
Deadline: March 30




2004-3-23 Copyright reserved by Prof. Luo 194
Homework_6
J


K

C


Fig.1 t

QM QS
J S Q S Q Q
Clock( C ) C QM C QS
K R R Q Q

标签:Flip-FlopsSRJKDTTimingDiagram
触发器_
本地下载

评论