首页|嵌入式系统|显示技术|模拟IC/电源|元件与制造|其他IC/制程|消费类电子|无线/通信|汽车电子|工业控制|医疗电子|测试测量
首页 > 分享下载 > 嵌入式系统 > 射频CMOS集成电路原理和设计-7

射频CMOS集成电路原理和设计-7

资料介绍
射频CMOS集成电路原理和设计-7
CMOS8¤>nO Lecture 6, Oct. 14, 2003
J.
1. Introduction
1/19
2. Resistors
3. Capacitors
4. Inductors
) á
1. Ch. 2, Thomas Lee, “The Design of CMOS Radio-Frequency Inte-
grated Circuits,” 1998, reprinted 2001, Cambridge University Press
Introduction
RF circuits generally have many passive components, R, C , and L. 2/19

IC resistors with low self-capacitance and TC are hard to come by
(high voltage coecients, loose tolerance, and a limited range of
values.)




Capacitors with high Q and low TC are available, but tolerance
are relatively loose (e.g. 20% or worse).
Inductors larger than about 10 nH consumes signicant die area
and have relatively poor Q (typically below 1
射频CMOS集成电路原理和设计-7
本地下载

评论