VHDL、Verilog，System+verilog比较

VHDL、Verilog，System+verilog比较
Digital Simulation White Paper




Comparison of VHDL, Verilog
and SystemVerilog




Stephen Bailey
Technical Marketing Engineer
Model Technology




w w w. m o d e l . c o m
Introduction explicitly convert from one data type to another
(integer to bit-vector, for example).
As the number of enhancements to various
Hardware Description Languages (HDLs) has The creators of VHDL emphasized semantics
increased over the past year, so too has the com- that were unambiguous and designs that were
plexity of deter