首页|嵌入式系统|显示技术|模拟IC/电源|元件与制造|其他IC/制程|消费类电子|无线/通信|汽车电子|工业控制|医疗电子|测试测量
首页 > 分享下载 > 嵌入式系统 > ALTERA 40-nm FPGA 功耗管理和优势(英文)

ALTERA 40-nm FPGA 功耗管理和优势(英文)

资料介绍
40-nm FPGA Power Management and Advantages
White Paper
40-nm FPGA Power Management and Advantages

The 40-nm process offers clear benefits over prior nodes, including the 65-nm node and the more recent 45-nm node.
One of the most attractive benefits is higher integration, which enables semiconductor manufacturers to pack greater
functionality into less physical space at lower costs. Although increased density and performance are valuable
benefits, one of the most pressing design considerations for today’s system developers is power consumption.

To reduce power consumption, processing techniques go only so far. Smaller geometries provide the added benefit
标签:AlteraFPGA40-nmCMOSLUTALMLAB
ALTERA 40-nm FPGA 功耗管理和优势(英文)
本地下载

评论