首页|嵌入式系统|显示技术|模拟IC/电源|元件与制造|其他IC/制程|消费类电子|无线/通信|汽车电子|工业控制|医疗电子|测试测量
首页 > 分享下载 > 模拟IC/电源 > Understanding the Effects of Clock Tolerances on 50/60Hz Noise Rejection in High Performance Sigma Delta ADCs

Understanding the Effects of Clock Tolerances on 50/60Hz Noise Rejection in High Performance Sigma Delta ADCs

资料介绍
This article explores the effect of clock tolerance on the performance of the lowpass decimation and digital filter inherent in sigma-delta ADCs, and especially the filter notch frequencies. Low-bandwidth sigma-delta applications commonly take advantage of the digital filter to provide 50Hz, 60Hz, or simultaneous 50Hz/60Hz noise rejection. It is important to understand the relationship between clock frequency and filter characteristics of the digital filter when choosing an external clock crystal or selecting an internal clock.
标签:ADCNoiseRejectionSINCMAX1415
Understanding the Effects of Clock Tolerances on 50/60Hz Noise Rejection in High Performance Sigma Delta ADCs
本地下载

评论