首页|嵌入式系统|显示技术|模拟IC/电源|元件与制造|其他IC/制程|消费类电子|无线/通信|汽车电子|工业控制|医疗电子|测试测量
首页 > 分享下载 > 常用文档 > 信号完整性解决方案指南

信号完整性解决方案指南

资料介绍
Virtex-4 FPGAs deliver the industry’s best signal integrity, allowing you to pre-empt board issues at the chip level, for high-speed designs such as memory interfaces.Featuring a unique SparseChevron™ pin out pattern, the Virtex-4 family provides the highest ratio of VCCO/GND pins to user I/O pins available in any FPGA. By strategically positioning one hard power/ground pin adjacent to every user I/O on the device, we’ve reduced signal path inductance and SSO noise to levels far below
what you can attain with a virtual ground or soft ground architecture.……
信号完整性解决方案指南
本地下载

评论