资料介绍
While functional specifications and verification of DSP algorithms in C are common, standard design flows from C still require manual coding of the algorithm and the desired architecture in RTL. We used an alternative flow based on architectural exploration and synthesis from algorithmic C specifications to implement a well known block error correction algorithm. Our results show that using a C synthesis methodology we are able to produce high quality results in less time than with standard design flows.
我要上传