首页|嵌入式系统|显示技术|模拟IC/电源|元件与制造|其他IC/制程|消费类电子|无线/通信|汽车电子|工业控制|医疗电子|测试测量
首页 > 分享下载 > 消费类电子 > low phase noise PLL-phd paper

low phase noise PLL-phd paper

资料介绍
LOW PHASE NOISE DESIGN TECHNIQUESABSTRACT

Title of Dissertation :

LOW PHASE NOISE DESIGN TECHNIQUES FOR PHASE LOCKED LOOP BASED INTEGRATED RF FREQUENCY SYNTHESIZERS Weixin Kong, Doctor of Philosophy, 2005

Dissertation Directed By:

Professor H. C. Lin Department of Electrical and Computer Engineering

The explosive growth of wireless communication market today has brought an increasing demand for high performance radio-frequency integrated circuits (RFIC) at low cost. As a result, there is a great interest in integrating the various blocks of a communication system on a single chip transceiver. One of the most difficult components to integrate is the frequency synthesizer that generates the local oscillator (LO) carrier signal. The difficulty comes mostly from the very stringent phase noise performance requirements of ……
标签:PHASENOISEDESIGNTECHNIQUES
low phase noise PLL-phd paper
本地下载

评论