首页|嵌入式系统|显示技术|模拟IC/电源|元件与制造|其他IC/制程|消费类电子|无线/通信|汽车电子|工业控制|医疗电子|测试测量
首页 > 分享下载 > 消费类电子 > 一个论文-A 2-5GHz Low Jitter 0.13u...

一个论文-A 2-5GHz Low Jitter 0.13u...

资料介绍
A 2-5GHz Low Jitter 0IEEE 2004 CUSTOM INTEGRATED CIRCUITS CONFERENCE

A 2-5GHz Low Jitter 0.13p.m CMOS PLL Using a Dynamic Current Matching Charge-pump and a Noise Attenuating Loop-Filter
Adrian Maxim
Integrated Products, 4201 Monterey Oaks #612, Austin TX 78749, Email: adrianmaxim@ieee.org

Abstract A low noise ring oscillator based PLL frequency synthesizer was realized for wideband tuner applications. The reference spurs are minimized using a fast reset, precharged phase-frequency-detector and a dynamic current matching charge-pump. The PLL has a single power supply, while a shunt regulator was used to bias the digital blocks without coupling noise to the analog supply. A two stage symmetric NFET load ring oscillator was used for both low phase noise and high frequency operation. A noise attenuating loop fi……
标签:2-5GHzJitter
一个论文-A 2-5GHz Low Jitter 0.13u...
本地下载

评论