首页|嵌入式系统|显示技术|模拟IC/电源|元件与制造|其他IC/制程|消费类电子|无线/通信|汽车电子|工业控制|医疗电子|测试测量
首页 > 分享下载 > 消费类电子 > P.E.Alan的模拟集成电路设计纠错

P.E.Alan的模拟集成电路设计纠错

资料介绍
Errata-2ndEdErrata ― 2nd Ed. 8/13/02) ( Errata of “CMOS Analog Circuit Design” 2nd Edition By Phillip E. Allen and Douglas R. Holberg (with contributions from Shengyuan Li, Roy Morin)

Page 1

Page Errata 82 Line 4 after figure 3.2-3, “CISW” → “CJSW” 102 Line 2 from bottom: “2φF” → “2φF” 115 Replace the NMOS symbol in Fig. 4.1-2 with the one for an NMOS transistor in Fig. 3.1-1 of pp. 73 with the bulk connected to ground (assumed to be the lowest potential). 117 Fig. 4.1-5, replace symbol with the NMOS symbol on pp. 73. 117 Fig. 4.1-6, replace symbol with the NMOS symbol on pp. 73. 126 Fig. 4.2-3, replace symbol with the NMOS symbol on pp. 73. 130 Eq. (4.3-11), no “/” sign in numerators 133 Solution part to Example 4.3-3: delete “2 ×” in “2 × 500 ×10-6” when calculating “W/L” 133 Solution part to Exam……
标签:Errata-2ndEd
P.E.Alan的模拟集成电路设计纠错
本地下载

评论