首页|嵌入式系统|显示技术|模拟IC/电源|元件与制造|其他IC/制程|消费类电子|无线/通信|汽车电子|工业控制|医疗电子|测试测量
首页 > 分享下载 > 消费类电子 > HARDWARE DESIGN TECHNIQUES

HARDWARE DESIGN TECHNIQUES

资料介绍
硬件设计指南EHARDWARE DESIGN TECHNIQUES

SECTION 10 HARDWARE DESIGN TECHNIQUES

I I I I I

Low Voltage Interfaces Grounding in Mixed Signal Systems Digital Isolation Techniques Power Supply Noise Reduction and Filtering Dealing with High Speed Logic

10.a

HARDWARE DESIGN TECHNIQUES

10.b

HARDWARE DESIGN TECHNIQUES

SECTION 10 HARDWARE DESIGN TECHNIQUES Walt Kester
LOW VOLTAGE INTERFACES Ethan Bordeaux, Johannes Horvath, Walt Kester
For the past 30 years, the standard VDD for digital circuits has been 5V. This voltage level was used because bipolar transistor technology required 5V to allow headroom for proper operation. However, in the late 1980s, Complimentary Metal Oxide Semiconductor (CMOS) became the standard for digital IC design. This process did not necessarily require the same voltage level
标签:硬件设计指南
HARDWARE DESIGN TECHNIQUES
本地下载

评论